Skills
verilog ASIC Design CMOS Team ProjectCompany
San Jose State University• Group Project aiming to design a look back compressor to polish Verilog skills, use ASIC CMOS design’s knowledge such as FIFO and Memory. Synthesize design at 300MHz. • Aimed to achieve synchronization between FIFO, Memory and incoming data.